UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/817,419	04/01/2004	Judy M. Gehman	03-2477/L13.12-0258	1307
Leo J. Peters	7590 09/30/200	EXAMINER		
LSI Logic Corp 1621 Barber La		VIDWAN, JASJIT S		
Milpitas, CA 95			ART UNIT	PAPER NUMBER
• ,			2182	
			MAIL DATE	DELIVERY MODE
			09/30/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Applica	ation No.	Applicant(s)	
Office Action Summary		10/817	,419	GEHMAN ET AL.	
		Examir	er	Art Unit	
		JASJIT	S. VIDWAN	2182	
The MAII Period for Reply	LING DATE of this commu	nication appears on	the cover sheet with th	e correspondence ac	dress
A SHORTENED WHICHEVER IS - Extensions of time r after SIX (6) MONTI - If NO period for repl - Failure to reply with Any reply received the	STATUTORY PERIOD IS LONGER, FROM THE IN may be available under the provision HS from the mailing date of this come is specified above, the maximum so in the set or extended period for replay the Office later than three months adjustment. See 37 CFR 1.704(b).	MAILING DATE OF s of 37 CFR 1.136(a). In no munication. tatutory period will apply and y will, by statute, cause the	THIS COMMUNICATI event, however, may a reply be d will expire SIX (6) MONTHS for application to become ABANDO	ON. The timely filed The timely filed The mailing date of this of the content of the mailing date of this of the content of	
Status					
2a)⊠ This actio 3)⊡ Since this	ve to communication(s) filen is FINAL . application is in condition accordance with the pract	2b)∏ This action is for allowance exce	pt for formal matters,		e merits is
Disposition of Clai	ms				
4a) Of the 5) ☐ Claim(s) _ 6) ☑ Claim(s) _ 7) ☐ Claim(s) _ 8) ☐ Claim(s) _	1-7 and 16-20 is/are pend above claim(s) is/a is/are allowed. 1-7 & 16-20 is/are rejected is/are objected to. are subject to restri	are withdrawn from	consideration.		
Application Papers	5				
10) ☐ The drawin Applicant n Replaceme	ication is objected to by the state of the s	e: a) accepted or ection to the drawing(s g the correction is req	e) be held in abeyance. Suired if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 C	, ,
Priority under 35 U	J.S.C. § 119				
a)	Igment is made of a claim ☐ Some * c) ☐ None of: tified copies of the priority tified copies of the priority bies of the certified copies dication from the Internativa the detailed Office active	or documents have be or documents have be of the priority docu onal Bureau (PCT F	een received. een received in Applic ments have been rece cule 17.2(a)).	ation No vived in this National	Stage
2) D Notice of Draftspe	ces Cited (PTO-892) rson's Patent Drawing Review (sure Statement(s) (PTO/SB/08) Date		4) Interview Summ Paper No(s)/Mai 5) Notice of Informa 6) Other:		

Application/Control Number: 10/817,419 Page 2

Art Unit: 2182

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 07/07/08 have been fully considered but they are not persuasive. Applicant argues that prior art of record fails to teach (a) Hardware device layer adapted to configure multiple instantiations and (b) there is no reason to combine Paul, Dickie and Spencer.

- 2. With respect to argument (a). **Examiner disagrees**. Applicant argues that the machine classes taught by Paul are not the device hardware abstraction software layer adapted to configure multiple instantiations of a peripheral device with an integrated circuit. More specifically, Applicant argues that since the machine classes are stored in a database, the machine classes are not part of the integrated circuit. However, it should be noted that Paul teaches a system a device hardware abstraction software layer (machine classes) that provide basic configurations of the peripheral devices (computers) connected to the system. Paul further teaches storing the machine instances as installed on operating system locally on the computer device and therefore would warrant the abstraction layer to be present within the integrated circuit.
- 3. With respect to argument (b). **Examiner disagrees**. Applicant argues that the combination of the references was not obvious because the cited references disclosed for the reasons of proposed reasons far exceeds the proper score of reasons to combine under the controlling precedents of KSR and Ortho-McNeil. However, it is the position of the Examiner that the motivations provided to combine each of the cited references were proper and thus read on the claimed invention. As it would be obvious to one of ordinary skill, it is not necessary for all the references to be from the same search class as the motivation to combine references can be derived from scope outside of the inventive concept.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said

Application/Control Number: 10/817,419 Page 3

Art Unit: 2182

subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

- 2. Claims 1-7 & 16-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Paul et al, U.S. Patent No: 6,466,972 [herein after Paul] and further in view of Dickie et al, U.S. Patent No: 4,775,931 [hereinafter Dickie].
- 3. As per Claims 1 & 16, Paul teaches a reusable software block [see Abstract, "...templates called machine classes, which can be used to manage a set of similar machines."] stored in a computer-readable memory [see Abstract, "...stored permanently in a database"], the reusable software block comprising:
 - i. Device hardware abstraction software layer adapted to configure multiple instantiations of a peripheral device within an integrated circuit [see Col. 2, Lines 48-63],
 - ii. Platform hardware abstraction software layer defining an address map of the system [see Col. 9, Lines 16-28], the platform hardware abstraction software layer adapted to configure each instantiation of the peripheral device via calls to the device hardware abstraction software layer [see Col. 10, Lines 19-26 also see Col. 10, Lines 56 Col. 11, Line 14].
- 4. Paul teaches above limitations; however fails to explicitly disclose the process of configuring multiple instances of peripheral device to include defining offset values for registers of the peripheral device and defining a data structure for the peripheral device. Dickie teaches the same limitation of defining offset values for registers of the peripheral device and defining a data structure for the peripheral device [see Col. 1, Lines 61 Col. 2, Line 3].
- 5. It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to combine the above teachings in order to take advantage of effectively communicating with peripheral devices connected to the said system. It if for this reason that one of ordinary skill in the art would have been motivated to combine the two teachings.

Application/Control Number: 10/817,419

Art Unit: 2182

6. Claims 1-7 & 16-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Paul et al, U.S. Patent No: 6,466,972 [herein after Paul] and Dickie et al, U.S. Patent No: 4,775,931 [hereinafter Dickie] and further in view of Spencer et al U.S. Patent No: 6,044,225 [hereinafter Spencer].

Page 4

- 7. **As per Claim 2 & 17**, Paul as modified by Dickie teaches a reusable software block wherein the device hardware abstraction layer comprises Memory registers location adapted to the configurable during initialization of the system [see Dickie, Col. 1, Lines 51-60]
- 8. Paul and Dickie fail to teach said reusable software block having an abstraction later further comprising an interrupt configuration. Although it is obvious to one of ordinary skill in the art for peripheral devices to include configurable registers and interrupt configurations therein, Spencer teaches the said limitation of peripheral device having both including interrupt configuration which is configured for the peripheral device during the initialization of the system [see Spencer, Col. 22, Lines 28-38].
- 9. It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to combine the two teachings in order to not only have a more efficient but also a device specific customizable peripheral communicating with the host system. It is for this reason that one of ordinary skill in the art would have been motivated to combine the two teachings.
- 10. **As per Claim 3 & 18**, Paul & Dickie as modified by Spencer above teaches a system wherein the memory register locations and the interrupt configurations define the structure of the peripheral device using variables [See Spencer, Col. 22, Lines 38-46]
- 11. **As per Claim 4, 5 & 19**, Paul teaches a system wherein the platform hardware abstraction layer comprises a memory map of memory locations of the peripheral device corresponding to a particular implementation of the peripheral device, the memory map adapted to replace the variables with unique memory locations for each instantiation [see Dickie, Col. 3, Lines 15-26].
- 12. **As per Claim 6, 7 & 20**, Paul teaches a system wherein the configurable structure of the peripheral device is defined in the device hardware abstraction layer using variables, the platform hardware abstraction layer comprising an interrupt configuration corresponding to interrupt connections for a particular implementation of the peripheral device, the interrupt configuration adapted to replace the variables with unique interrupt connections for each instantiation [see Spencer, Col. 22, Lines 28-46]].

Conclusion

13. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JASJIT S. VIDWAN whose telephone number is (571)272-7936. The examiner can normally be reached on 8am - 5 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tariq Hafiz can be reached on 571.272.6729. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Application/Control Number: 10/817,419 Page 6

Art Unit: 2182

/Tariq Hafiz/ Supervisory Patent Examiner, Art Unit 2182